



⑪ Publication number : **0 485 199 A2**

⑫

EUROPEAN PATENT APPLICATION

② Application number : 91310277.8

(51) Int. Cl.⁵: G06F 15/60

(22) Date of filing : 06.11.91

(30) Priority : 07.11.90 US 610479

④3 Date of publication of application :
13.05.92 Bulletin 92/20

⑧ Designated Contracting States :
DE FR GB IT


**(71) Applicant : MATRA DESIGN
SEMICONDUCTOR, INC.
2895 Northwestern Parkway
Santa Clara, California 95051 (US)**

(72) Inventor : Campmas, Michel J.
764 Maplewood Avenue
Palo Alto, California 94303 (US)
Inventor : Johnston, William A.
4310 Haines Avenue
San Jose, California 95136 (US)
Inventor : Chen, Gai-Bing
10329 McClintock Lane
Cupertino, California 95014 (US)

74) Representative : Jones, Ian
W.P. THOMSON & CO. High Holborn House
52-54 High Holborn
London WC1V 6RY (GB)

54) Creation of a factory-programmed device using a logic description and a sample device implementing the description.

(57) A system and method for converting an implementation of a logic description describing a field programmable device into an implementation of the same logic in a factory-programmed device are provided. In one embodiment, an expert system synthesizes a logic circuit model based on the logic description. An automatic test pattern generator provides test vectors including expected response signals for the logic circuit model generated by the expert system. The automatically generated test vectors are provided to a tester which applies the test vectors as input stimuli to the field programmable device. The output signals of the field programmable device are verified against the expected response signals. If the output signals of the field programmable device match the expected response signals, the computer model is considered correct, and mask layout may begin for the building a mask-programmable circuit which performs the functions described in the logic description.






FIG. 2B

KEY TO
FIG. 2

FIG. 2A
FIG. 2B

This invention relates to a system for, and a process of, creating a factory-programmed device using a logic description and a sample device implementing the logic description.

Field programmable logic devices, also commonly known as programmable logic devices (PLDs), are programmable integrated circuits sold to the user unprogrammed. The user then programs the device to provide logic functions required by his/her application. Examples of PLDs are discussed in the "PAL Device Data Book," third edition (1988), published by Advanced Micro Devices, Inc. of Sunnyvale, California, incorporated herein by reference in its entirety (PALs and FPLAs are types of PLDs.)

Because a PLD can be conveniently programmed using commercially available programming equipment, PLDs provide design flexibility and quick turn-around, which are important advantages for certain applications. For example, in the development of a product prototype, debugging in the field environment can be accomplished by simply replacing a faulty PLD by one implementing the correct logic. However, because each PLD must be individually programmed, PLDs are more expensive than factory-programmed devices, which are mask programmed in large batches during the fabrication process without additional cost. It is therefore cost effective, when a product is in high volume production, to replace a PLD with a pin-for-pin compatible factory-programmed device, after product development is stabilized.

A gate array circuit is a popular factory-programmed substitute for a PLD. A gate array circuit is typically programmed by providing during fabrication a customized pattern of interconnect metallization, to interconnect the underlying generic array of transistors. The pattern of interconnect metallization is provided using customized photomasks. The gate array circuit emerging from the fabrication process implements application-specific logic functions. Presently, the conversion from a PLD circuit to a factory-programmed circuit involves close cooperation between the supplier of the factory-programmed circuit (hereinafter, the "ASIC vendor") and the user of the PLD (hereinafter, the "customer").

Figure 1 of the accompanying drawings illustrates the steps necessary to achieve a conversion from a PLD device to a factory-programmed device in the prior art.

Referring to Figure 1, the customer provides to the ASIC vendor at step 100 the logic description implemented in the PLD. As illustrated by step 101, this logic description is then translated into a schematic representation of a logic circuit. This step is often accomplished using a software schematic capture program. From this schematic representation, a netlist is generated for use with simulators and verifiers at step 102. These simulators and verifiers are software programs which simulate the operation of the circuit represented by the netlist to ensure that the intended logic functions are correctly provided. Often at this step, propagation delays exhibited by the logic circuit represented by the netlist are estimated to determine if timing performance targets are met.

The process of generating an acceptable schematic representation from logic descriptions as illustrated by the model shown in Figure 1, is not always straight forward. For example, it is common for a schematic representation to be corrected and resimulated multiple times before arriving at an acceptable final representation. At this point, as illustrated by decision point 110, the customer typically provides a "sign-off" to the ASIC vendor, indicating permission to go ahead to the next step 103, during which the layout of the customized mask is generated ("layout generation"). The customer bases his/her go-ahead decision upon careful perusal of the simulation and verification results.

Layout generation step 103 requires taking the netlist of the schematic representation to create patterns of geometric shapes on the customized "mask" layers. The customized masks created from these patterns are used in some of the photolithographic steps in the circuit fabrication process. These masks are generated according to the design rules of the ASIC vendor's fabrication process and circuit technology. The layout generation step 103 is also typically achieved using a variety of design software programs and databases. Some examples of these software programs and databases are place and route programs and "cell" (component) libraries.

The layout generated by step 103, is provided to a simulation and verification program at step 104 to ensure that logic functions and timing parameters are accurately preserved during the translation from the netlist representation to the layout representation. These simulation and verification programs may be the same as those used in step 102 discussed above. At this point, many parameters specific to the physical implementation of the circuit, such as timing, may be more accurately estimated. Once again, the layout generation process is not always straight forward. Several iterations of the layout generation and post-layout simulation and verification steps (103 and 104) are often necessary. After the customer is satisfied with the layout generated, another "sign-off," represented in Figure 1 as decision step 105, is provided to the ASIC vendor to indicate permission to begin manufacturing the device. Again, the customer bases his/her decision upon careful perusal of the simulation and verification results.

The generated layout of step 104 is then used to build photolithographic masks, which are used to manufacture the gate array (step 106).

As can be readily seen, to achieve the conversion from a PLD implementation to a factory-programmed circuit implementation, expensive engineering time is often expended by the customer. Throughput time of the conversion process is also prolonged by the time necessary for the customer to verify that the simulation results are acceptable. Such engineering and verification coats add to the coat and time required to build the final device. Hence, it is highly desirable to have an automated mechanism by which the customer's involvement, i.e. expensive engineering time as well as simulation verification, is minimized if not eliminated.

In accordance with the present invention, a system and a method for converting a PLD device to a factory-programmed circuit are provided, wherein a logic description of a PLD is used to generate a netlist. This netlist, in turn, is used to generate a test program, including test vectors, for testing the PLD. The test program is then used to test a PLD provided by the customer, and if the PLD successfully passes the test, it is known that the netlist accurately describes the PLD. Thus, the netlist can be used to construct masks, and it is not necessary to involve the customer in simulation verification.

The present invention is further described below, by way of example, with reference to further figures of the drawings, in which:

Figure 2 is a block diagram showing a first embodiment of a system for converting a PLD device to a factory-programmed device in accordance with the present invention,

Figure 3 is a block diagram showing a second embodiment of a system for converting a PLD device to a factory-programmed device in accordance with the present invention, and

Figures 4 to 13 schematically illustrate logic devices used in an example of a programmable logic device converted to a mask-programmable device.

In accordance with the present invention, a system and a method of designing a factory-programmed circuit to replace a PLD are provided, using the logic description of the PLD circuit and a functioning PLD device.

Figure 2 is a block diagram of a first embodiment of the system in accordance with the present invention. In accordance with the present invention, the customer need only provide the ASIC vendor with a logic description and a functioning PLD device in which the logic description is implemented. With substantially no further involvement by the customer, the ASIC vendor provides the customer a factory-programmed circuit suitable for mass production, and which is pin-for-pin compatible with the PLD device.

In the embodiment shown in Figure 2, block nos. 201 to 208, 211 to 213 and 216 represent execution of programs on data input files (described below). These programs can be executed on an IBM Personal Computer or a machine compatible with an IBM Personal Computer (hereinafter, "IBM PC"), or a Sun Microsystems Model Sun-3 workstation (hereinafter, "Sun-3"). However, other computers or work-stations may also be used.

As shown in Figure 2, a method in accordance with our invention commences when the customer provides a logic description representing the logic functions implemented in a PLD. The logic description can be expressed in a logic equation description language such as ABEL. Details concerning ABEL can be found in "ABEL 3.0", published by Data I/O Corporation, Redmond, Washington, incorporated herein by reference in its entirety. In other embodiments, other logic description languages may be used. Also, in other embodiments, other methods are used to provide a logic description, such as truth tables, or schematic representations of logic circuits.

If the customer's logic description is not in the ABEL format, an optional conversion program can be provided, such as shown in block 201 of Figure 2. For example, in one embodiment, a program TOABEL (represented by block 201) translates PALASM format equations obtained from a file having file name extension .PAL to ABEL format and place the output ABEL logic equations in a file having file name extension .ABL. (PALASM is well known in the art, and is described in "PAL Device Data Book," incorporated herein by reference in its entirety above.) The program TOABEL is well known in the art, and is available also from DATA I/O Corporation, mentioned above. TOABEL runs on IBM PC machines and Sun workstations.

Block 202 shows the .ABL file (i.e. ABEL file) being provided to an expert system known as GASP for generating a netlist of a logic circuit. A script or command file ABEL-TO-HILO is used to execute the various components of GASP. GASP, also called GASP-LUCAS, is a rule-based expert system available from Genrad Limited, Fareham, U.K. The GASP program takes as input files: 1) a file .ABL containing the logic description in the ABEL format; 2) a file .MPL which models the PLD device type; 3) a "methods library file" .MET, which describes how logic devices are constructed in the ASIC vendor's circuit technology; 4) a MD.CEL library which lists logic functions that are available in the ASIC vendor's circuit technology; and 5) a rule base file .RCP, compiled from a set of .BAS files, which describe for GASP rules for efficiently converting the logic description into a netlist describing interconnected logic cells of the types listed in the MD.CEL library. In response to these input files, GASP provides therefrom a netlist of a logic circuit which performs the functions described in the .ABL file. Information concerning the operation and use of GASP can be obtained from GenRad Incorporated, Fareham, U.K. As is known in the art, a "netlist" is a type of circuit description which lists all circuit components, for example, the gates, buffers and flip-flops in a circuit. The netlist identifies the input and output leads

of each circuit component and its connections to other circuit components.

As mentioned above, the .MPL file models the generic PLD type. For example, to model an AMD 22V10, one would provide a file describing the attributes of each pin in the M22V10 device. Such attributes include but are not limited to (i) the pin name, (ii) whether it is an input, output or bidirectional pin, and (iii) other attributes depending upon the modelling power of the GASP database. If one were to use the present invention to convert a device implemented in a different PAL type into a mask programmable device, one would modify the .MPL file appropriately.

GASP prepares from the .ABL, .MPL, MD.CEL, MET and .RCP files a netlist file (the .NET file). In the .NET file, after the line which states "BEGIN" is the listing describing the logic performed by the circuit. The first term on each line in the listing is a label associated with the logic performed by the circuit. The first term on each line in the listing is a label associated with the logic gate being described, the second item (enclosed in parentheses) is the name or names of the output signal or signals provided by the gate, the third item, after a ":"=" punctuation, is the type of logic device represented by the line, and the fourth item is the name or names of the input signal or signals. Table I below lists the device types and abbreviations used in the .NET file.

TABLE I

5

Device Type	Symbol
BUFINTTL	TTL compatible input buffer.
INV	Two parallel inverters (see Figure 4).
BO3N4	Tristate output buffer with 24 mA output drive.
NAND2	2-input NAND gate.
AOI2W22	2 wide 2-2 input AND OR INVERT (see Figure 5).
DFFRN1	D-Flip Flop (See Figure 6).
NANDI3	3-input NAND Gate with an inverter (see Figure 7).
AOI2W21	2 wide 2-1 input AND OR INVERT (see Figure 8).
NORI3	3 input NOR gate with an inverter (see Figure 9).
ORI2	2 input OR gate with an inverter (see Figure 10).
INV2	Two inverters (see Figure 11).
ANDI2	2 input AND gate with an inverter (see Figure 12).
NAND3	3 input NAND gate.
POR	Power on reset.
OAI2W22	2 wide 2 input OR AND OR INVERT (see Figure 13).

45

The library of logic devices used with GASP may contain other logic devices. Additional logic devices are described in "GATELIB Macrocell and Macro Function Libraries" published by Matra Design Semiconductor, Inc., of Santa Clara, California in 1987.

50

As can be seen, the .NET file may include a circuit element POR, used for a power on reset of output register flip flops in the output circuitry of the 22V10. For simulation purpose, POR can be modelled as a delay line. As implemented in this embodiment, POR is a circuit with a large capacitance.

55

Part of the software represented by block 202 includes a conversion program which receives the .NET file and generates therefrom a file .CCT. This conversion merely provides the same information of the .NET file in the .CCT format suitable for input to such tool as SYSTEM HILO discussed below.

After the .CCT file has been prepared, it is necessary to generate test vectors which can be used to test a sample PLD provided by the customer. As is well known in the art, test vectors, which are often expressed in table form, are stimulus input signals provided to a circuit and the expected circuit output signals responding

to the input signals. A program known as SYSTEM HILO (block 204) is used to generate test vectors from the netlist. SYSTEM HILO is available from Genrad, Limited of Fareham, U.K.

A test pattern generation module HITEST and a fault simulator HIFault are separately purchased parts of SYSTEM HILO. The operation of the HITEST module is described in "SYSTEM HILO HITEST-Plus Reference Manual", which is hereby incorporated by reference in its entirety, obtainable from GenRad Incorporated, Fareham, U.K. The HIFault fault simulator, which is described in the "HIFault Reference Manual", hereby incorporated by reference in its entirety, is also obtainable from GenRad Incorporated, Fareham, U.K. Of course, other automatic test pattern generation systems and fault simulators may also be used. Appropriate format conversion programs may be needed when another automatic test pattern generation system or fault simulator is used. The SYSTEM HILO program runs on the Sun-3.

The HITEST program takes as inputs the .CCT netlist file described above, a .KDB file containing a "knowledge base" description used in test vector generation, and a .DWL file containing parameters of input and output waveforms. The definition and use of the .KDB file is provided in the "HITEST Test Generator Reference Manual", which is hereby incorporated by reference in its entirety, is obtainable from GenRad Fareham Limited, Fareham, U.K. The definition and use of the .DWL file is described in the "HITEST DWL Reference Manual", which is hereby incorporated by reference in its entirety, is obtainable also from GenRad Fareham Limited.

The above described input files allow the HITEST program to provide an output file .TAB including a set of test vectors. This .TAB file is intended for use as stimuli in testing the logic circuit described in the .CCT file. Fault detection analysis is used at this step illustrated by block 204, to ensure proper fault coverage by the test vectors. HITEST provides a log file, identified by file name extension .LOG, which summarized any exception condition encountered during fault simulation and test vector generation. The .LOG file is merely a user report, which is not used as an input file for any programs.

Optionally, the HITEST module may also receive a set of "seed" test vectors, e.g. generated by the customer. HITEST learns from and builds upon these seed vectors to more rapidly generate a set of test vectors (which include the seed vectors) to test the customer-provided PLD.

In one embodiment, the .CCT and .TAB files are input to a program ARCIS (block 207), which estimates the propagation delays of signals through a circuit having the logic elements described in the .CCT file, when the stimulus signals provided in the .TAB file are applied to the circuit. The operation and use of ARCIS as discussed in "GATEAID PLUS/PC 2.0 User's Manual", second edition (1988), published by Matra Design Semiconductor, hereby incorporated by reference in its entirety.

Prior to running ARCIS, it is necessary to convert the .CCT and .TAB files into a format that ARCIS can accept. Thus, block 206 represents a conversion program that receives file .TAB and generates therefrom a file .SIM. The conversion program represented by block 206 deletes the expected output signals from file .TAB because ARCIS will recalculate these signals. The conversion program also causes the columns of the .SIM file to be in an order different from that in the .TAB file. Further, the .SIM file includes the following commands to the ARCIS program.

1. \$CYCLE1 is a multiplier (in this case, 1.0) for the times listed in the .SIM file.
2. \$LOAD 50 indicates that 50 pF loads are present on pins 14 to 23.
3. VCC CLK0 100 describes the power input waveform necessary to correctly simulate the POR function. Specifically, the VCC input signal is initially low for 10 ns, then goes high and remains high, thereby providing a signal transition to the POR function.
4. \$PRINT lists the output signals to be printed by ARCIS.
5. \$PATTERN is a truth table format for the input signals. The lines immediately following \$PATTERN list the order in which input signals are provided in the .SIM file. The \$PATTERN information terminates at the line marked \$EOP (end of pattern).
6. \$TIME 87000, 2000 instructs ARCIS to simulate, and print at intervals of 200 ns, until 8700 ns have elapsed. (Times listed in the .SIM file are expressed in tenths of nanoseconds).

As mentioned above, it is also necessary to put the .CCT file into a format that can be accepted by ARCIS. Block 203 represents a program which converts file .CCT to file .IN. The .IN file contains all the information of .CCT, but the input/output order is re-arranged slightly.

ARCIS also receives information from a built-in library which contains all of the gate, buffer and flip flop propagation delays, and calculates therefrom signal changes at various nodes and output leads throughout the device, taking into account the number of input leads each device must drive (i.e. fan-out). Thus, if the input file .SIM instructs ARCIS that at time T = 1000 ns, a signal applied to an input buffer goes high, ARCIS looks up in a library parameters regarding the buffer delay and drive capabilities and determines the propagation delay exhibited by the buffer, based on buffer characteristics and the number of input leads the buffer drives. If, based on the buffer fan-out, that buffer has a delay time of 5 ns, ARCIS then calculates that the output signal

of that buffer will change state at a time $T = 1005$ ns. ARCIS makes similar calculations concerning the propagation of signals throughout the circuit.

ARCIS can provide output files in various formats. For example, ARCIS can provide an output file which indicates the time of every signal transition in the circuit. This may be used to determine if the device being simulated meets device timing targets.

ARCIS may also be used to provide an output file indicating the state of the output signals at regular intervals (e.g., every 200 ns). ARCIS output file .OUT indicates the states of each input and output pin at 200 ns intervals. The .OUT file is used to generate the test vectors to test the customer-provided PLD.

It is noted that because .OUT merely contains the state of the device every 200 ns, it contains essentially no information concerning the timing performance of the device provided in the netlist file .IN described above. Thus, the .OUT file provided by ARCIS does not reflect timing test on the PLD. This is because, at this point, only functional testing is performed.

While ARCIS is used to generate functional vectors to test the PLD, it is noted that HITEST also provides test vectors that can be used to test the PLD. Thus, one can practice the present invention using either the HITEST-generated test vectors or the ARCIS-generated vectors. In addition to ARCIS, other gate level simulator may be used, e.g., HILO, VIEWSIM (available from ViewLogic, Inc. of Santa Clara, California), etc.

The next step in the method is to generate the actual test program used to test the PLD. To accomplish this, the .OUT test vectors are converted to a format used by IMS tester 209 using a format conversion program (block 216). In this embodiment, the tester used is an IMS tester. IMS testers are available from IMS, Inc., located in Beaverton, Oregon. However, other testers, such as Sentry testers, obtainable from Schlumberger Corporation, may also be used. Of course, format conversion may need to be provided for each tester type used.

A conversion program represented by block 203 receives file .CCT, and in response thereto generates a .IN file, which contain the same netlist information as the .CCT file. Of importance, the .IN file is in a format which is received by a conversion program PADPIN (block 205). The PADPIN program extracts from a data base MD.PAD and netlist file .IN pin and pad (layout) information to provide an output file .NP1, which provides test set-up information. (PADPIN also generates a file .PAD, which is used during the device layout process described below.) The information provided in the .NP1 file includes, for each pin number, whether the pin is an input or output pin, the type of output buffer provided, the type of input or output buffer provided (e.g. if the pin is an input pin, TTL or CMOS compatible and/or including a pullup or pulldown), the IIL/IIH or IOL/IOH current limits (i.e., if the pin is an input pin, the input current limits when the input signal is low and high, respectively, or if the pin is an output pin, output current limits when the output signal is low and high, respectively), and which timing generator (TG) of the tester is assigned. Of importance, since the .IN file indicates which buffer type is connected to each input pin, PADPIN merely retrieves the DC parameter information from a library MD.PAD which contains parameter information for each type of buffer. (The abbreviations PU, PD, and ON in the MD.PAD stand for "pullup", "pulldown", and "open drain", respectively. "O/Z" is a tristate output. "I/O" is a bi-directional pin.)

The .NP1 output file of the PADPIN is provided to a program NP1TOSET (block 208) to provide NP1TOSET output files (identified by file extensions .SET and .PIN) for tester set up. The .SET file is the IMS tester program, and defines in the tester's supported format the tester resource allocation and defines each pin's attribute. NP1TOSET is provided for interfacing the .NP1 file with the IMS tester of this embodiment. If another tester is to be used, a similar software program may be needed to provide the tester interface. The techniques used to convert the information contained in the .NP1 file to the accepted format of each tester is known in the art.

The IMS tester requires a second file .IMS which contains test vectors. This is provided by the translation software of block 216 which receives the input and output waveforms from the ARCIS simulation and the .PIN file from NP1TOSET and generates therefrom an output file, identified by the file name extension .SIM, which is acceptable as an input file by the IMS tester. This .IMS file will provide to the tester the input waveforms to apply to the PLD under test, and the expected output waveforms which the tester uses to verify the functional correctness of the GASP generated logic circuit by comparing the expected output waveforms with the actual output waveforms of the PLD device.

Together with the input stimulus waveforms provided in the .IMS file, and having configuration information from the .SET and .PIN files, the tester applies the stimulus waveforms to the pins of the PLD provided by the customer. The response of the PLD is compared against the expected output waveforms in the IMS file. This step is known as functional verification. If the logic circuit provided by GASP is an acceptable replacement for the PLD device using a set of test vectors with a high level of fault coverage (96-100%), the PLD output waveforms and the expected output waveforms provided by the circuit simulator ARCIS (or equivalent circuit simulator) will be the same. Otherwise, the netlist must be debugged and resimulated.

Because the synthesized circuit is compared against the actual PLD device using a set of test vectors with

a high level of fault coverage (96-100%), the accepted synthesized circuit is necessarily an accurate model of the PLD device. It can then be inferred that the implementation of this model in the factory-programmed device will be a correct substitute for the PLD device, provided the characteristics of this model is preserved through the layout generation process.

5 The layout generation process is illustrated by block 211. In this embodiment, the layout of the customized mask layer is synthesized by GARDS, which is a program commercially available from Silvar-Lisco Corporation, Menlo Park, California. Of course, other layout generation tools suitable for application specific integrated circuit technologies (such as gate arrays), may also be used. The GARDS system is described in "Silvar-Lisco/ GARDS™ Command Reference Manual", Vol. 1, Document No. M-GDS-6.0-C1A, July 1988, is hereby
10 incorporated by reference in its entirety.

A software program ARCTOSDL translates the logic netlist provided in the .IN file to the SDL format accepted by the GARDS system. The SDL Format file is identified by the file extension .SDL. The SDL format is described in "SDL-The Structured Design Language Reference Manual", published in July, 1984 (Document No. M-037-2), available from Silvar-Lisco, is hereby incorporated by reference in its entirety. Of course, if another
15 vendor's layout generation software is used in place of GARDS, a conversion program to convert the .IN file to the layout generation software's accepted format may be needed. GARDS also uses the .PAD files which contains pin-out information.

The GARDS system is provided with the design rules and the designations of the mask layers. The design rules and mask layer designations are specific to the ASIC vendor's intended manufacturing process. The
20 GARDS system also allows manual intervention in the place and route process to allow the layout designer to manually provide placement and routing to suit specific needs. The output of the placement and routing process is provided in a file identified by file extension .SLGDS, which is in the CALMA stream format, well-known in the art. The .SLGDS file contains only cell placement and routing information. As described below, in order to generate the actual mask data, the physical layouts of the cells and array will be merged after timing verification
25 according to the placement and routing information.

A software program is provided to extract parasitic impedances from the layout generated for "back annotation" purpose. This program provides an output file .DLY which describes parasitic impedances from the layout generated. The .DLY file lists the capacitive load of each electrical node, and the delay of each electrical path, if existent, between each input node and each output node. The parasitic impedances are used to perform
30 post-layout simulation. Such a post-layout simulation is desirable because parasitic impedances estimated from the actual geometry of the circuit provides more accurate estimates of circuit performance than are attainable from the previous pre-layout simulation performed by ARCIS. If another simulator other than ARCIS is used, it will be necessary to use the back-annotation technique for that simulator. Such conversion techniques are also known in the art.

35 The post-layout simulation is carried out in the same manner as the pre-layout simulation described above. The results of the post-layout simulation are analyzed against the timing specified in the PLD manufacturer's data sheet, (in the present embodiment, the 22V10 data sheet available from Advanced Micro Devices, Inc. of Sunnyvale, California). Again, if the simulation yields results which do not match those provided by the PLD data sheet, the ASIC vendor modifies the layout generated, and resimulates the circuit, without the customer's
40 intervention, until an acceptable layout is obtained.

When the ASIC vendor is satisfied with the functional and timing verifications, a final design rule check is performed to provide confidence that the final design complies with the design rules of the intended fabrication process. At this point, the physical layout is completed by merging the placement and routing information obtained above with the physical layout libraries specific to the ASIC vendor's circuit technology. Although this
45 step is normally done manually on a layout workstation, an automated program can be used. Whether the mask data implements the logic circuit netlist provided to generate the layout may also be checked at this point. These verifications are accomplished respectively, in block 212 this embodiment, by DRC (design rule checker) and LVS (logic verification system), both obtainable from Cadence Design Systems, Inc., San Jose, California. DRC and LVS systems take as inputs the netlist and the complete physical circuit layout discussed above, and provide
50 error reports for any design rule violations or circuit mismatch, as the case may be.

For comparing the netlist with the mask data, in this embodiment, it is necessary to convert the .IN netlist file into the LOGIS netlist format acceptable by the LVS system. The LOGIS format is obtainable from Cadence Design Systems. The technique for such conversion is well-known.

55 The DRC system also provides resized mask layers adjusted for the intended fabrication process in an output file identified by the file extension .SIZED.GDS, which are expressed in the popular GDS II format. It should be noted that the DRC and LVS systems may also be substituted by any other systems providing comparable functionalities. Both DRC and LVS systems require libraries which are specific to the circuit technology of the ASIC vendor. Techniques for providing such libraries are known in the art.

Finally, the .SIZED.GDS format is "fractured" to the input specifications of the mask manufacturing equipment and provided in "MEBES" output files readable by such equipment (block 231). The fracturing techniques are well-known in the art, and many commercially available packages are suitable for this purpose. The output files are provided to the mask vendor over a suitable medium. Masks are then produced and used to build integrated circuits for delivery to the customer.

In summary, the present invention provides a process for accurately converting a PLD to a factory-programmed device suitable for mass production. Furthermore, since the process is highly automated, the throughput time from the customer's providing a functional PLD and the logic description thereof to the point when mask layers are synthesized is shortened from a matter of weeks in the prior art, to a few days, or even a few hours, in accordance with the present invention, depending upon the complexity of the PLD device. The advantages of such savings in time and cost are self-evident.

Figure 3 illustrates a second embodiment of the present invention using a PLD Programmer, obtainable from Data I/O Corporation. This PLD PROGRAMMER is described in "USUSERMAN" (Document No. 98100 14008), published April 1, 1990 by Data I/O, which is hereby incorporated by reference in its entirety. The difference between the first and second embodiments in Figures 2 and 3 is in the tester used (i.e. IMS vs. Data I/O). For ease of comparison, blocks in Figure 3 identical to those in Figure 2 are given the same reference numerals as their counterparts in Figure 2. For the same reason, the descriptions of these corresponding blocks are not provided below to avoid repetition. Only blocks 308 and 309, which are different implementations of the blocks 208, 216 and 209 of Figure 2 are described.

As shown in Figure 3, a conversion program (block 308) operates on the ARCIS output file .OUT and the PADPIN output file .NP1 for assembling the tester input file .JED, which contains not only configuration directives to the tester, but also the input stimulus waveforms to be applied to the PLD device, and the output waveforms with which to compare the output of the PLD device.

Block 309 is the Data I/O PLD programmer, obtainable from Data I/O Corp, of Beaverton, Oregon.

Other than the differences specifically provided above, the operation of the embodiment illustrated in Figure 3 is identical to the embodiment illustrated by Figure 2.

The above-detailed description is intended to illustrate the specific embodiments of the present invention described above. Numerous modifications and variations within the scope of the present invention are possible. Some examples within the scope of the present invention are (i) the automatic layout generation software can be any other automatically layout generation software commercially available; (ii) the tester used in verifying the previously programmed PLD device against the software model can also be any commercially available tester; and (iii) the various file conversion programs can be any commercially available or other file conversion programs, as discussed above.

The PLD can be a fuse-programmable device, an anti-fuse programmable device, or a floating gate programmable device. The circuit to be a mask-programmed substitute for the PLD may be NMOS, PMOS, CMOS, BICMOS, bipolar, or any other technology. The personalization of the mask programmed device may be accomplished by mask-patterning interconnect metallization, providing vias in mask-programmed locations, providing contacts at mask programmed locations, providing transistor gates at mask-programmed locations or any combination of the above mask programming techniques. The mask programmable device may be a gate array, mask programmable PAL, a custom cell logic circuit, or a full custom logic circuit. Also, the present invention may be used to construct a mask-programmed device to be substituted for another mask-programmed device (instead of a PLD).

Although in the above-described embodiment, the ASIC vendor receives logic equations from the customer, in other embodiments, the ASIC vendor receives other types of logic circuit descriptions, e.g. a truth table or a schematic description. It should also be noted that the invention may also be practiced such that the user of the PLD is not a customer from another company, but within the same company as the ASIC design group.

Claims

1. A system for creating a factory-programmed device using a logic description and a sample device implementing the logic description, comprising:

first means for receiving the logic description and generating a computer model of a logic circuit therefrom;


second means for generating a test program from the computer model including stimulus signals and expected output signals; and


third means for testing the sample device to obtain output signals from the sample device in res-

ponse to the stimulus signals, and for verifying the expected output signals against output signals provided by the sample device.

2. A system as claimed in claim 1 wherein the first means comprises an expert system.
3. A system as claimed in claim 1 or 2 wherein the second means includes means for simulating faults.
4. A system as claimed in claim 1, 2 or 3 including fourth means for generating a physical circuit layout from the computer model.
5. A process of creating a factory-programmed device using a logic description and a sample device implementing the logic description, the process comprising the steps of:
 - providing a computer model of a logic circuit from the logic description;
 - generating test stimulus signals for testing the sample device, and generating expected output signals resulting from the stimulus signals using the computer model;
 - providing the stimulus signals to the sample device to obtain output signals of the sample device;
 - and
 - verifying the output signals against the expected output signals.
6. A process as claimed in claim 5 including the step of providing a physical circuit layout from the computer model after the verifying step.

FIG. 1








FIG. 2B

KEY TO FIG. 2	
FIG. 2A	FIG. 2B




FIG. 3A




FIG. 3B

KEY TO
FIG. 3

FIG. 3A
FIG. 3B




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13

THIS PAGE BLANK (USPTO)



(11) Publication number : **0 485 199 A3**

(12) **EUROPEAN PATENT APPLICATION**

(21) Application number : **91310277.8**

(51) Int. Cl.⁵ : **G06F 15/60**

(22) Date of filing : **06.11.91**

(30) Priority : **07.11.90 US 610479**

(43) Date of publication of application :
13.05.92 Bulletin 92/20

(84) Designated Contracting States :
DE FR GB IT

(88) Date of deferred publication of search report :
16.02.94 Bulletin 94/07

(71) Applicant : **MATRA HACHETTE S.A.**
4, rue de Presbourg
F-75116 Paris (FR)

(72) Inventor : **Campmas, Michel J.**
764 Maplewood Avenue
Palo Alto, California 94303 (US)
Inventor : **Johnston, William A.**
4310 Haines Avenue
San Jose, California 95136 (US)
Inventor : **Chen, Gai-Bing**
10329 McKlintock Lane
Cupertino, California 95014 (US)

(74) Representative : **Fort, Jacques**
CABINET PLASSERAUD 84, rue d'Amsterdam
F-75440 Paris Cedex 09 (FR)

(54) **Creation of a factory-programmed device using a logic description and a sample device implementing the description.**

(57) A system and method for converting an implementation of a logic description describing a field programmable device into an implementation of the same logic in a factory-programmed device are provided. In one embodiment, an expert system synthesizes a logic circuit model based on the logic description. An automatic test pattern generator provides test vectors including expected response signals for the logic circuit model generated by the expert system. The automatically generated test vectors are provided to a tester which applies the test vectors as input stimuli to the field programmable device. The output signals of the field programmable device are verified against the expected response signals. If the output signals of the field programmable device match the expected response signals, the computer model is considered correct, and mask layout may begin for the building a mask-programmable circuit which performs the functions described in the logic description.





FIG. 2A

EP 0 485 199 A3



KEY TO
FIG. 2

FIG. 2A
FIG. 2B



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 91 31 0277

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	<p>ELECTRO CONFERENCE RECORD vol. 15, no. 9-11, May 1990, LOS ANGELES US pages 345 - 348 POWERS 'fpga to gate array migration : the best of both worlds' * page 346, column 2, line 16 - page 348; figures 3-4 *</p>	1-6	G06F15/60
			TECHNICAL FIELDS SEARCHED (Int.Cl.5)
			G06F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 22 December 1993	Examiner Guingale, A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

THIS PAGE BLANK (USPTO)